i nter f ace pi n funct io n pin no. symbol level description 1 v ss 0v ground 2 v dd 5.0v supply v oltage for logic 3 vo (v ariable) operating voltage for l c d 4 n c no connection 5 n c no connection 6 n c no connection 7 sa0 h/l 8 sa1 h/l in iic in terf ace ,db1(sa1) and db0(sa0) are used for slave a d dress, m ust be connect to vdd or vss 9 n c no connection 10 nc no connection 1 1 n c no connection 12 cs b h /l in iic serial mode, used as chip se lec tion inp u t. when csb = ?low?, selected when csb = ?high?, n ot selected . ( low acce s s enable ) 13 sd a h /l serial input data 14 scl h/l serial clock input 15 a led + 16 k led do t s iz e sca le 5 / 1 0 . 5 5 0 . 6 2 . 9 5 0 . 6 0 . 6 5 0 . 7 5 . 5 5 5 . 9 5 0 . 4 3 . 5 5 k a l ed b/ l 1 3 . 5 m a x 8 . 9 1 . 6 1 8 . 3 4 0 . 5 5 1 6 - ? 1 . 0 p t h 1. 8 p 2 . 5 4 * 1 5 = 3 8 . 1 8. 0 7 5 . 0 2 . 5 3 6 . 0 0 . 5 2 5 . 2 5. 7 1 1 . 5 1 6 . 0 ( va ) 1 0 . 3 1 2 . 5 5 7. 5 5 1 2 . 4 5 4 - ? 2.5 p t h 4 -? 5. 0 p a d 2 . 5 1 6 4 . 9 5 1 8 0 . 0 0 . 5 6 6 . 0 ( va ) 5 6 . 2 ( aa ) 7 1 . 2 3 1 . 0 2 cs b 1 2 1 5 1 6 1 4 1 3 a k s cl sd a vs s 1 7 1 1 1 0 8 9 4 6 5 3 2 n c n c v o v d d n c s a 0 s a 1 n c n c n c contour drawing &block diagram dd r a m ad d r es s dd r a m ad d r es s 6 1 5 1 d e t a c o l r e t c a r a h c 4 1 2 1 1 1 3 1 1 0 4 f 0 f 4 e 0 e 4 d 0 d 4 c 0 c 4 b 0 b 4 a 0 a 4 9 0 9 4 8 0 8 4 7 0 7 4 6 0 6 4 5 0 5 4 4 0 4 4 3 0 3 4 2 0 2 4 1 0 1 4 0 0 0 m p u sd a sc l ii c con t rol l e r/ c om dri ve r 16x2 lcd co m 1 ~1 6 s e g1~4 0 d se g d ri v e r m cl 1 cl 2 s e g4 1 ~8 0 v d d , v s s,v 1 ~ v 5 bi a s an d p o w e r c i r c u i t g en e r a t o r n. v . opt i o n a l v d d v o v s s v r 1 0 k ~ 2 0 k e x t e r n a l c o n t r a s t a dju s t m e n t . winstar display co., ltd.
|
